Scaling to smaller transistors is increasingly difficult and expensive, necessitating the investigation of alternative fabrication paths that extend to the atomic scale. Atomically precise donor devices can be created using a scanning tunneling microscope (STM). However, these devices are not currently compatible with industry standard fabrication processes. There exists a tradeoff between low thermal budget (LT) processes to limit dopant diffusion and high thermal budget (HT) processes to grow defect-free layers of epitaxial Si and gate oxide. To this end, we have developed an LT epitaxial Si cap and LT deposited Al2O3 gate oxide integrated with an atomically precise single-electron transistor (SET) that we use as an electrometer to characterize the quality of the gate stack. The surface-gated SET exhibits the expected Coulomb blockade behavior. However, the gate's leverage over the SET is limited by defects in the layers above the SET, including interfaces between the Si and oxide, and structural and chemical defects in the Si cap. We propose a more sophisticated gate stack and process flow that is predicted to improve performance in future atomic precision devices.
Introduction
Exponential increases in tooling costs for successively smaller metal-oxide-semiconductor (MOS) transistor generations are becoming untenable as feature sizes shrink below a linear dimension of 10 nm (~ 30 silicon atoms). To investigate potential device types and architectures before committing large capital investments for manufacturing, smaller scope research devices are necessary. This includes using tools that are inherently limited in scope to study proof-of-concept devices that demonstrate the physical viability of new device technologies beyond the next manufacturing node. One path to developing an understanding of device physics at the absolute limit of atoms themselves is atomic precision advanced manufacturing (APAM) [1] . In APAM, fabrication of nanoscale devices is achieved using a scanning tunneling microscope (STM) to pattern devices on the surface of Si. With this technology devices such as single-electron transistors (SETs) can be produced and used as sensitive electrometers to characterize the impact of different fabrication steps for process development. To date, many atomically precise (AP) devices such as tunnel junctions [2] , SETs with a single quantum dot island [3] [4] [5] [6] , and a SET with a pair of independently controlled quantum dots [1] have been produced using delta-layer doping of P in Si above the solid solubility limit. However, such devices rely on intrinsic Si as a dielectric for in-plane gates rather than MOS surface gates. This limits the applicability of this pathway to the microelectronics industry, which is based on MOS field effect transistors.
The challenge of integrating MOS surface gates on top of AP devices derives from the need to maintain a low thermal budget [1] . There exists a tradeoff between low thermal budget (LT) processes to prevent dopant diffusion and high thermal budget (HT) processes to promote low material defect densities. The APAM process involves patterning a hydrogen mask [7] [8] [9] to design an AP device and incorporate a high, non-equilibrium concentration of dopants at the Si surface [10, 11] . Epitaxial Si encapsulation and subsequent process steps must occur at LT to prevent P diffusion and segregation both in the growth direction [12] and laterally. For traditional APAM in-plane gates, the dielectric is intrinsic Si. It is thus limited by the band gap of Si with no offset between the device and the gate. For example, a transistor with an in-plane gate 38 nm from the channel leaks at 0.5 V at 80 mK [13] , while a MOS gate with an oxide dielectric barrier of 20 nm or thinner would be expected to sustain 10 V with minimal leakage [14] . Minimizing leakage and increasing transconductance are critical for the low-power operation of digital logic devices, further motivating a move from in-plane to surface gates. Finally, operation at room temperature or higher is critical to effectively investigate the path forward for improving the performance of complementary metal-oxide-semiconductor (CMOS) devices. To date APAM devices have only operated at cryogenic temperatures (e.g., 4K), "freezing out" lightly doped Si and rendering it an effective gate dielectric. For room temperature operation this will not be the case, necessitating an insulator between the gate and the APAM channel.
Standard thermal SiO2 provides the simplest path to a clean dielectric but it is not thermally compatible with APAM. The required processing temperature will cause aggressive diffusion of the dopants. A MOS-gated SET has been created once through a unique in situ Si and O codeposition to grow SiO2 after Si encapsulation of an APAM SET also including an in-plane gate. This additional surface gate was demonstrated to improve the performance of the in-plane gate [13] . An alternative is to use an ex situ deposited oxide, which allows investigation of high-k dielectrics that decrease tunneling leakage and maintain high capacitance for effective gating with thinner layers. Deposited high-k dielectrics have already been implemented in industrial fabs, underscoring their compatibility with CMOS and the feasibility of integrating APAM devices with CMOS process flows.
In this paper we discuss the performance of an APAM SET integrated with a high-k gate oxide, Al2O3, deposited by atomic layer deposition (ALD). We use this SET as an in-channel electrometer to evaluate the quality of the gate stack and to understand device performance. We characterize this gate stack with cross-sectional scanning transmission electron microscopy (STEM) and secondary ion mass spectrometry (SIMS) to identify process defects and discuss the impact of these defects on SET performance. Finally, we propose a gate material stack that promises to overcome these process defects to improve future device performance.
Experimental Procedure
Front-end-of-line (FEOL) fabrication, STM device patterning, and back-end-of-line (BEOL) processing were executed using previously described methods [1, 15] . FEOL produced chips with As implants for contacts to the APAM devices and alignment marks that are discernable in the STM. Next, oxide removal, device patterning via STM hydrogen depassivation lithography (HDL), PH3 dosing, and Si molecular beam epitaxy (using an MBE Komponenten Si sublimation (SUSI) source) occurred in ultrahigh vacuum (UHV) chambers to produce an APAM SET encapsulated with 30 nm of Si. An STM image of this SET is shown in figure 1(a) , where the bright regions are the patterned areas that have had the H removed to allow the incorporation of P that comprises the nanostructures. BEOL consisted of etching vias and depositing Al to contact the As implants that contact the APAM devices. A surface gate was added to the APAM SET by first depositing the gate dielectric, annealing in forming gas in a rapid thermal annealer, and finally depositing an Al gate electrode. During process development we compared 
Results and Discussion
We infer that the SET survived the BEOL processing and gate deposition by the presence of the characteristic diamond structure in the source-drain current, as a function of source-drain and gate bias, that typifies Coulomb blockade [16] (figure 2(a)). The presence of Coulomb diamonds is evidence that the P donors remained in place with minimal diffusion. If the dopants diffuse a few nanometers inplane, they will fill the tunnel barriers between the island and the leads (figure 1(a)) and the device will behave as a nanowire. If the dopants diffuse significantly either in-plane or out-of-plane, the carrier concentration will become too low to conduct at 4K and the device will behave as an open circuit. Here we evaluate the performance of the top-gated device in terms of the leverage of the gate on the SET, which we define in terms of the ratio of the charging energy of the SET (diamond amplitude) to the voltage applied to the gate needed to change the charge state of the SET by one electron (diamond period). For this top-gated device the island is a single 5-7 nm radius feature (figure 1(a)), with uncertainty as to the final atomic and effective electronic device dimensions after fabrication. We observe a charging energy of approximately 6 meV for approximately 0.3 V applied on the gate between charging events, indicating that the gate leverages the SET by ~20 meV/V. Overall, our data compare well both to a previous effort with a leverage of ~33 meV/V for an in-plane gated APAM SET that also included an unconventional top gate [13] , and our own data for an in-plane gated APAM SET produced without a top gate (see supplementary material). Assuming ideal dielectric permitivities for both our 30 nm Si cap and 30 nm Al2O3 dielectric and an island radius of 6 nm, we calculate an island-gate capacitance of approximately 1 aF and an island self-capacitance of approximately 5 aF. This yields a capacitance-defined leverage of 0.2, compared to 0.36 for an in-plane gate in prior work [13] . Figure 2 (a). Absolute source-drain current as a function of gate bias and source-drain bias for an APAM SET with a top gate exhibiting the characteristic diamond structure of Coulomb blockade, leading to ~6 meV charging energy (diamond amplitude) for a change of ~0.3 V on the gate (diamond period). (b) Source-drain current for the SET for forward and reverse sweeps of the gate bias.
The results above demonstrate that a low-temperature ALD oxide is a viable path forward for producing an APAM device with a MOS surface gate. The ability to apply a higher gate bias with a MOS surface gate (see supplementary material) is valuable for quantum information applications, where a large gate bias is required to control the number of electrons on the island. For digital logic applications, high transconductance translates to low operating voltages and power consumption. However, our surface-gated SET has not achieved superior performance; it has similar leverage to another SET with an APAM in-plane gate. Numerical modeling suggests qualitatively that we should examine the quality of the Al2O3 gate oxide and interfaces between materials to understand how to optimize the gate stack (see supplementary material). This is reinforced by the data in Figure 2 (b), showing that the SET sourcedrain current suffers from hysteresis on subsequent gate bias sweeps in opposite directions over the range of -4 V to 3 V. This hysteresis suggests that there exist trap states in the epitaxial Si, the Al2O3, the Si/Al2O3 interface [17] , and/or the Al/Al2O3 interface. These traps could be caused by structural and chemical defects, which would be consistent with LT Si homoepitaxy [18] (though this can be mitigated with extremely slow Si growth [19] ) and LT ALD of Al2O3 on Si [20] , respectively.
Material characterization reveals defects and impurities that are consistent with the observed gate hysteresis. Impurities in the silicon cap could create trap states that cause hysteresis or generate carriers that screen the field applied by the gate, noting that the epitaxial Si is effectively part of the gate stack above the P-doped APAM channel. Figure 3 [21] and are limited by the chamber background pressure during growth, which is approximately 1x10 -8 Torr. We suspect that the Al impurities come from the SUSI source, as similarly prepared films capped with a different silicon source in the same chamber have not contained Al. While O is typically a deep level state, it can exist at a shallow energy level on its own [22] , or in a complex with N [23] , and become electronically active. Al is a shallow acceptor and impacts gate performance. Many of the materials defects examined above can be reduced, or their effects mitigated, by adding to the complexity of the relatively simple material stack presented here. Our observed SiO2 interface layer is consistent with, though thicker than, previous reports [14, 20, 25] . This could be mitigated by intentionally depositing a thinner SiO2 [26] or Si3N4 [27] layer to act as a diffusion barrier before Al2O3 deposition. Additionally, the electrode/oxide interface can be improved by depositing barrier layers like TiN or TaN to prevent the Al from reducing the oxide when in direct contact [28, 29] .
An additional TiN or TaN layer on top of Al would protect the Al from formation of a native oxide and improve electrical contact to the gate itself. Furthermore, deposited HfO2 could replace Al2O3 as it has a higher dielectric constant, allowing a smaller "effective oxide thickness" [24] .
Conclusions
We have developed a simple, low thermal budget high-k/metal gate stack, using ALD Al2O3 as the high-k dielectric, that is compatible with APAM devices to enable investigation of physical principles for future digital device generations. We have evaluated the performance of this surface-gate stack for an APAM SET and observed the characteristic Coulomb blockade with a gate leverage of 20 meV/V, indicating that the SET survived the BEOL processing to deposit the gate stack. However, this gate is hysteretic, which is the consequence of process defects including low-quality interfaces and structural defects in the Si cap as observed by STEM, in addition to O and Al that were unintentionally incorporated into the Si cap as observed by SIMS. To improve the performance of the surface gate, we propose a new gate stack with a diffusion barrier such as TiN or TaN between the Al and high-k dielectric layers, a controlled deposition of SiO2 or Si3N4 to act as a diffusion barrier for the interface between the Si cap and high-k dielectric, investigation of alternative dielectrics, and improvement of the Si epitaxy. A more advanced material stack, combined with additional optimization of the APAM process, should reduce the hysteresis, and improve the leverage of the gate. By reducing the role of impurities and defects, a more advanced material stack may also improve the ability of simple capacitive models to capture the measured behavior.
The surface gate stack demonstrated here, along with our proposed improvements, advance APAM as a technology for investigating physical principles that will aid the development of nextgeneration transistor nodes and Si:P-based quantum devices. Both applications require highperformance gates. Digital logic devices require high transconductance to switch devices with low power consumption. This requires gates that are as close to the device channel as possible with minimal leakage, both of which are enabled by high-k gate dielectrics. Digital logic devices must also be operated at room temperature or higher to be practical. APAM in-plane gates are prone to leakage, which is exacerbated at room temperature, suggesting that surface gates are a necessary advance for exploring this application space. To access a wide range of charge configurations for donor-based quantum devices, the large energy scales for donors drives the need for higher transconductance devices and larger voltages of operation. Leakage through the intrinsic Si dielectric imposes a lower bound on the separation between the gate and device, effectively upper bounding the achievable capacitance. In contrast, a surface gate with a high-k dielectric can be placed much closer to the channel and can be driven to higher bias without concerns about leakage.
Acknowledgement
The Far-reaching Applications, Implications and Realization of Digital Electronics at the Atomic Limit Additional atomic precision advanced manufacturing (APAM) devices were produced and additional gate stack process development was conducted beyond what was described in the main text of the manuscript. As in the manuscript, front-end-of-line processing produced scanning tunneling microscope (STM) compatible chips as substrates for APAM device processing using previously described methods [1, 2] . This includes several 2-terminal STM-patterned, PH3-dosed nanowires, a tunnel junction, and a single electron transistor (SET) with a single in-plane gate and an island comprised of two quantum dots in parallel (figure S1). To evaluate dielectrics for a metal-oxide-semiconductor (MOS) surface gate on atomically precise Si:P devices, we evaluated two low-temperature deposited oxides:
SiO2 deposited by plasma-enhanced chemical vapor deposition (PECVD) at 250°C, and Al3O3 deposited by atomic layer deposition (ALD) at 200°C with trimethyl aluminum and water as precursors. Low deposition temperatures were used to avoid diffusion of the P atoms from the atomically precise device channels. Oxide deposition was followed by a forming gas anneal at 300°C for 15 min. Electrical conduction through non-gated, 40 nm wide nanowires was measured at 4K to determine resilience of patterned devices to dielectric deposition and annealing ( figure S2 ). The nanowire with the SiO2 dielectric exhibited non-Ohmic conduction ( figure S2(a) ), while the nanowire with the Al2O3 dielectric ( figure S2(b) ) behaved similarly to nanowires with no dielectric, exhibiting Ohmic conduction [1] .
Consequently, the top-gated SET discussed in the main text was fabricated with ALD Al2O3. of the island, given the stochastic nature of the dopants and the possibility of dopant diffusion. We investigated a range of values of εcap due to its dependence on the defect density in the capping silicon [5] [6] [7] , starting from the ideal value of εcap=εSi=11.7 and increasing it by up to a multiplicative factor of 4.
For all values of R and εcap the island's self-capacitance dominates the mutual capacitances by a factor greater than 2. This suggests that each SET's performance is dominated by the self-capacitance of the metallic island. Figure S4 . Device capacitances from an electrostatic model of the devices as a function of the dielectric constant of the capping layer and the SET island dimensions for (a) the top-gated device and (b) the inplane-gated device. In all cases, the spread in values for different SET island radii are indicated by the shaded regions. For the top-gated device with a single island these vary from 5 to 7 nm (6 nm dashed).
For the in-plane-gated device with two islands, these vary from 2 to 3 nm (2.5 nm dashed) for a fixed inter-island separation of 6 nm.
To determine whether the surface gate should out-perform the in-plane gate when including uncertainties in geometry and dielectric constant, we compare the leverages of the top-and in-plane gates on the SET islands in Figure S5 . Here the leverages are defined as the ratio of the respective islandgate capacitance to the self-capacitance. For a pristine capping layer without defects, we expect that the top-gated device will have four times the leverage of the in-plane gated device. Even accounting for uncertainty in the dielectric constant and device geometry, the simple model suggests our top-gated SET should perform better than our in-plane gated SET, while the experimental data indicates the opposite.
Digging deeper, our results show that the top-gated device's leverage is sensitive to the dielectric properties of the silicon cap in a way that the in-plated gated device's is not. While increasing the capping layer's dielectric constant due to the presence of defects reduces the leverage for the top-gated device, the in-plane gated device is insensitive to this change due to the difference in the geometries.
The fact that the measured leverages of the two devices are comparable can then be rationalized in terms of the differential impact of defects in the capping layer on the two device designs. Because the in-plane gate and island are coplanar by definition, the change in the dielectric constant will impact both commensurately. In contrast, the island-self capacitance increases more rapidly as a function of the capping dielectric constant than the island-gate capacitance, leading to a decrease in leverage with a degradation in the quality of the capping layer. More generally, complications in the material stack mostly affect the leverage of the surface gate, which strongly motivates the materials optimization of the gate stack discussed in the main text. Despite issues with the leverage of the surface gate, we observe that the MOS gate breaks down at higher voltage than the in-plane gate does, making it useful for certain applications, like gating quantum dots, despite having a comparable leverage. Figure S6 shows leakage current for the surfacegated SET from the main text and the in-plane-gated SET. The in-plane gate is approximately 55 nm from the nearest island in its SET (50 nm from the edge of the leads) and the surface gate is approximately 60 nm from its SET. The voltages at which leakage occurs for the in-plane gated SET are typical, about +/-1 V, while the surface-gated SET does not show comparable leakage until past +/-3V ( figure S6(b) ).
However, the breakdown voltage of the MOS gate is not ideal, though this discrepancy can be explained by our device layout. Because the gate's Al contact is shorted to one of the As-implanted contacts (the gate is connected to the vias in figure S2 (b), shown schematically in figure S7 ), we are effectively measuring the breakdown across the p-n junction formed between the As implants and the p-type substrate instead of leakage through the gate oxide. This is indicated by the diode-like curve showing what appears to be rectification. This can easily be remedied in future devices by updating the device layout and masks to allow a dedicated contact for the surface gate that does not short to an Asimplanted region. We expect this improvement to allow applying +/-10 V gate bias with minimal leakage, as would be expected for such a thick dielectric layer [8] . Figure S6 . Plots of leakage current vs. applied voltage for an APAM SET with a MOS (Al/Al2O3/Si) surface gate (the device in the main text) and an APAM SET with an APAM Si:P/Si/Si:P in-plane gate. Figure S7 . Cross sectional schematic of the surface illustrating a leakage path from the gate, through the As implant, to the p-type substrate.
In summary, we have discussed process development of our MOS surface gate stack and compared the performance of APAM devices with surface gates and in-plane gates. An APAM nanowire with a CVD SiO2 layer on top was unexpectedly resistive, while an APAM nanowire with an ALD Al2O3 layer on top exhibited the expected ohmic conduction at 4K. Thus, all subsequent MOS gates in this study used the ALD Al2O3 as the gate oxide. We observe that our surface gated MOS SET performs well compared to an in-plane gated SET, with both devices exhibiting Coulomb blockade behavior.
Capacitance modeling of the devices was used to qualitatively understand the behavior of both devices.
Additionally, all devices with a MOS gate sustained higher applied bias before leaking compared to inplane gated devices, as expected. 
